Half Adder (VHDL)

This passage designs a half adder using VHDL program language.

The program are as follows:

  1. implementation code

 

2. simulation code

 

3. simulation result

分享到:

发表评论